Sign in
 
Home   |  Products   |  Order online   |  News & Events   |  Datasheet   |  Contact us
Home > News & Events > ON PLL-based ICs create ultra-low jitter clocks

ON PLL-based ICs create ultra-low jitter clocks

Source: | Publishing Date:2008-01-08

 

The NB3N3002 and NB3N5573 3.3 v clock generators create selectable 25, 100, 125, and 200 MHz clocks with host clock signal levels (HCSL) and sub-ps jitter. They target PCI Express, GigaBit Ethernet, and FBDIMM applications.

The NB3N3002 generates one differential HCSL output clock, while the NB3N5573 delivers dual outputs and improved jitter performance. They use a low cost 25 MHz crystal and yield clocks with phase noise of -130 dBc/Hz, relative to the carrier, at a 100 KHz offset and come in a 5.0 x 4.4 mm TSSOP-16 package.

Previous:Fairchild Load switches save space for portable apps
Next:Gate arrays offer low cost, small packages

Copyright © 2002-2007 Sumzi Electronics Co., Ltd   All Rights Reserved
About us  |  SiteMap  |  Sell Product  |  Manufacturer full  Stock full  |  Chinese  |  English
Time spent:0.015625 second