A6801SLW-T 原装现货 技术资料及报价 (附PDF文档)
发布时间:2009-06-21 浏览:7949次
DABiC-5 Latched Sink Drivers
The A6800 and A6801 latched-input BiMOS ICs merge high-current,
high-voltage outputs with CMOS logic. The CMOS input section consists
of 4 or 8 data (‘D’ type) latches with associated common CLEAR,
STROBE, and OUTPUT ENABLE circuitry. The power outputs are
bipolar NPN Darlingtons. This merged technology provides versatile,
fl exible interface. These BiMOS power interface ICs greatly benefi t the
simplifi cation of computer or microprocessor I/O. The A6800 ICs each
contain four latched drivers. A6801 ICs contain eight latched drivers.
The CMOS inputs are compatible with standard CMOS circuits. TTL
circuits may mandate the addition of input pull-up resistors. The bipolar
Darlington outputs are suitable for directly driving many peripheral/
power loads: relays, lamps, solenoids, small dc motors, etc.
All devices have open-collector outputs and integral diodes for inductive
load transient suppression. The output transistors are capable of
sinking 600 mA and will withstand at least 50 V in the OFF state.
Because of limitations on package power dissipation, the simultaneous
operation of all drivers at maximum rated current can only be accomplished
by a reduction in duty cycle. Outputs may be paralleled for
higher load current capability.
The A6800SA is furnished in a standard 14-pin DIP; the A6800SL and
A6801SLW in surface-mountable SOICs; the A6801SA in a 22-pin
DIP with 0.400” (10.16 mm) row centers; the A6801SEP in a 28-lead
PLCC. These devices are lead (Pb) free, with 100% matte tin plated
leadframes.
响拇指报价热线:
0755-83031813,83283733, 33062500
QQ:623069669
MSN:sumzi003@sumzi.com sumzi006@sumzi.com
Email:sumzi@sumzi.com
http://www.sumzi.com
上一篇:EW412 技术资料及报价(附PDF文档) 2025-12-06
下一篇:EW510 技术资料及报价(附PDF文档) 2025-12-06

收藏本站
当前位置:







