案例中心
\ NewsNews & Events
ON PLL-based ICs create ultra-low jitter clocks
发布时间:2008-01-08 浏览:3851次
The NB3N3002 and NB3N5573 3.3 v clock generators create selectable 25, 100, 125, and 200 MHz clocks with host clock signal levels (HCSL) and sub-ps jitter. They target PCI Express, GigaBit Ethernet, and FBDIMM applications.
The NB3N3002 generates one differential HCSL output clock, while the NB3N5573 delivers dual outputs and improved jitter performance. They use a low cost 25 MHz crystal and yield clocks with phase noise of -130 dBc/Hz, relative to the carrier, at a 100 KHz offset and come in a 5.0 x 4.4 mm TSSOP-16 package.
上一篇:Fairchild Load switches save space for portable apps 2025-09-30
下一篇:Gate arrays offer low cost, small packages 2025-09-30